

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1-11 (Canceled)

12. (New) A clock and data recovery circuit comprising:

 a phase synchronization loop including an oscillator, the oscillation frequency of which is variably controlled, said phase synchronization loop performing phase-synchronization of a clock signal output from said oscillator with an input data signal;

 a discriminator circuit, responsive to a clock signal for discrimination, for discriminating said input data signal and outputting the discriminated signal;

 a phase detector circuit for detecting the phase difference between an output data signal, discriminated and output by said discriminator circuit, and said input data signal; and

 a phase shift circuit for shifting the phase of the clock signal, output from said oscillator, based on a comparison result output from said phase detector circuit;

 the clock signal, output from said phase shift circuit, being supplied as said clock signal for discrimination to said discriminator circuit.

13. (New) A clock and data recovery circuit comprising:

 a first feedback loop at least including a first phase detector circuit for detecting the phase difference between a clock signal and a received data signal;

 a second feedback loop including a discriminator circuit supplied with said received data signal, and a second phase detector circuit for detecting the phase difference between the data signal, discriminated and output by said discriminator circuit, and said received data signal; and

 a clock recovery circuit for being controlled by said first and second feedback loops to output the clock signal recovered;

 the clock signal output from said clock recovery circuit being supplied as a clock signal for discrimination by said discriminator circuit.

14. (New) The clock and data recovery circuit according to claim 13, wherein said first feedback loop includes:

a voltage-controlled oscillator circuit for varying the oscillation frequency based on an input control signal voltage;

a first phase detector circuit supplied with a clock signal output from said voltage-controlled oscillator circuit and with said received data signal to detect the phase difference between the two input signals; and

a first integrator circuit for integrating an output of said first phase detector circuit and for supplying an output voltage to said voltage-controlled oscillator circuit as a control signal voltage; and wherein

said second feedback loop includes:

a discriminator circuit supplied with said received data signal;

a second phase detector circuit supplied with an output data signal, output from said discriminator circuit, and with said received data signal, to detect the phase difference between the two signals supplied;

a second integrator circuit for integrating an output of said second phase detector circuit; and

a phase shift circuit receiving said clock signal output from said voltage-controlled oscillator circuit and an integrated output of said second integrator circuit, for shifting the phase of said clock signal in accordance with the integrated output received, to output the resulting clock signal;

said clock signal, output from said phase shift circuit, being supplied to said discriminator circuit as a clock for discrimination and output as an output clock signal.

15. (New) A clock and data recovery circuit comprising:

a first feedback loop including a first phase detector circuit for detecting the phase difference between an input reference clock signal and a recovered clock signal; and

a second feedback loop including a discriminator circuit supplied with a received data signal and a second phase detector circuit for detecting the phase difference between the data signal discriminated and output by said discriminator circuit and said received data signal;

a clock for discrimination of said discriminator circuit being supplied from a clock recovery circuit controlled by said first and second feedback loops.

16. (New) The clock and data recovery circuit according to claim 15, wherein
said first feedback loop includes:

a voltage-controlled oscillator circuit for varying the oscillation frequency based on
an input control signal voltage;

a first phase detector circuit receiving the clock signal output from said voltage-
controlled oscillator circuit and said reference clock signal to detect the phase difference
therebetween, and

a first integrator circuit for integrating an output of said first phase detector circuit to
supply the resulting output voltage to said voltage-controlled oscillator circuit as a control
signal voltage; and wherein

said second feedback loop includes:

a discriminator circuit supplied with said received data signal;

a second phase detector circuit supplied with the data signal output from said
discriminator circuit and with said received data signal to detect the phase difference between
the two signals supplied;

a second integrator circuit for integrating an output of said second phase detector
circuit; and

a phase shift circuit supplied with said clock signal output from said voltage-
controlled oscillator circuit and with an integrated output of said second integrator circuit to
phase-shift the input clock signal depending on the input integrated output;

the clock signal, output from said phase shift circuit, being supplied to said
discriminator circuit as the clock for discrimination, and being output as an output clock
signal.

17. (New) The clock and data recovery circuit according to claim 15, wherein said first
phase detector circuit includes a selection circuit for selecting said received data signal or
said reference clock signal, as a signal to be subjected to phase comparison with said clock
signal.

18. (New) The clock and data recovery circuit according to claim 17, wherein said first feedback loop includes:

a selection circuit supplied with a reference clock signal and with said received data signal to output one of the signals based on a selection control signal;

a voltage-controlled oscillator circuit for varying the oscillation frequency based on an input control signal voltage;

a first phase detector circuit supplied with a clock signal output from said voltage-controlled oscillator circuit and with a signal from said selection circuit to detect the phase difference therebetween; and

a first integrator circuit for integrating an output of said first phase detector circuit to supply the resulting output voltage as a control signal voltage to said voltage-controlled oscillator circuit; and wherein

said second feedback loop includes:

a discriminator circuit supplied with said received data signal;

a second phase detector circuit supplied with an output of said discriminator circuit and with said received data signal to detect the phase difference therebetween;

a second integrator circuit for integrating an output of said second phase detector circuit; and

a phase shift circuit supplied with a clock signal output from said voltage-controlled oscillator circuit and with an integrated output of said second integrator circuit to shift the phase of the input clock signal in accordance with said integrated output supplied to output the resulting clock signal;

the clock signal output from said phase shift circuit being supplied to said discriminator circuit as a signal for discrimination and being output as an output clock signal.

19. (New) The clock and data recovery circuit according to claim 13, wherein the time constant of said first feedback loop is selected to be larger than the time constant of said second feedback loop.

20. (New) The clock and data recovery circuit according to claim 15, wherein the time constant of said first feedback loop is selected to be larger than the time constant of said second feedback loop.

21. (New) The clock and data recovery circuit according to claim 14, wherein the time constant of said first integrator circuit is selected to be larger than the time constant of said second integrator circuit.

22. (New) The clock and data recovery circuit according to claim 16, wherein the time constant of said first integrator circuit is selected to be larger than the time constant of said second integrator circuit.

23. (New) The clock and data recovery circuit according to claim 18, wherein the time constant of said first integrator circuit is selected to be larger than the time constant of said second integrator circuit.

24. (New) The clock and data recovery circuit according to claim 13, wherein said clock recover circuit comprises:

a voltage-controlled oscillator circuit for outputting a clock signal included in said first feedback loop, the oscillation frequency of said voltage-controlled oscillator circuit is variably controlled base on an input control signal obtained by integrated output of said first phase detector; and

a phase shift circuit included in said second feedback loop, said phase shift circuit receiving the clock signal output from said voltage-controlled oscillator circuit and an integrated output of said second integrator circuit, for shifting the phase of said clock signal in accordance with the integrated output received, to output the resulting clock signal for supply to said discriminator circuit.

25. (New) The clock and data recovery circuit according to claim 15, wherein said clock recover circuit comprises:

a voltage-controlled oscillator circuit for outputting a clock signal included in said first feedback loop, the oscillation frequency of said voltage-controlled oscillator circuit is variably controlled base on an input control signal obtained by integrated output of said first phase detector; and

a phase shift circuit included in said second feedback loop, said phase shift circuit receiving the clock signal output from said voltage-controlled oscillator circuit and an integrated output of said second integrator circuit, for shifting the phase of said clock signal in accordance with the integrated output received, to output the resulting clock signal for supply to said discriminator circuit.

26. (New) The clock and data recovery circuit according to claim 14, wherein said first phase detector circuit compares the phase of said received data signal supplied to a first input end thereof with that of said clock signal supplied to a second input end thereof to output a comparison result at an output end thereof;

said first integrator circuit is supplied with an output signal from said first phase detector circuit to integrate the signal supplied;

said clock recovery circuit includes a voltage-controlled oscillator supplied with an output signal of said first integrator circuit at an input end thereof to change the oscillation frequency based on an output signal from said first integrator circuit to output the resulting clock signal at an output end thereof;

said clock signal, output from said clock recovery circuit, being fed back to a second input end of said first phase detector circuit;

said discriminator circuit is supplied with said received data signal at a data input end thereof to discriminate said received data signal based on a clock signal for discrimination supplied to a clock input terminal thereof to output a data signal at an output end thereof;

said second phase detector circuit compares the phase of the data signal supplied to a first input end thereof from said discriminator circuit with that of said received data signal supplied to a second input end thereof to output a comparison result at an output end thereof;

said second integrator circuit is supplied with an output signal from said second phase detector circuit to integrate the signal supplied; and

a phase shift circuit supplied with said clock signal output from said clock recovery circuit at an input end thereof and with an output signal from said second integrator circuit at a control signal input end thereof to shift the phase of the clock signal output from said clock recovery circuit, based on said output signal, to output the resulting clock signal at an output end thereof;

the clock signal output from said phase shift circuit being supplied to said discriminator circuit as said clock signal for discrimination.